ESA'10: July 14, 2010 Schedule

To select a different schedule CLICK HERE

6:45am - 5:00pm:  REGISTRATION (Second Floor, Conference Lobby: 1-5)


08:00 - 12:00pm:  During this period, ESA'10 attendees are encouraged to participate
                  in sessions belonging to PDPTA'10, CDES'10, ERSA'10, SERP'10,
                  ICWN'10, SAM'10, & FECS'10. These sessions discuss topics that
                  significantly overlap the scope of ESA'10.

12:00 - 01:00pm:  LUNCH (On Your Own)


SESSION 3-ESA:    FPGA + VLIW ARCHITECTURES + SOC
                  Co-Chairs: Dr. Jing Pang* and Dr. Antonio F. Mondragon**
                  *California State University, Sacramento, USA;
                  **Rochester Institute of Technology, USA
                  July 14, 2010 (Wednesday); 01:00pm - 03:00pm
                  (LOCATION: Silver Room)

01:00 - 01:20pm:  MicroBlaze Soft Core Based FPGA Embedded System Design of
                  Tetris Game
                  Jing Pang, Manuel Pravin, Robert Tanihaha
                  California State University, Sacramento, USA;
                  Thomson Grass Valley Group, Grass Valley, California, USA;
                  Intel Company, Austin, Texas, USA

01:20 - 01:40pm:  The First Clock Cycle Is A Real BIST
                  Charles E. Stroud and Bradley F. Dutton
                  Auburn University, Alabama, USA

01:40 - 02:00pm:  SoC Methodology an Overview
                  Antonio F. Mondragon-Torres
                  Rochester Institute of Technology, Rochester, New York, USA

02:00 - 02:20pm:  Application Specific Instruction set Exploration on VLIW Architecture
                  Chengpin Tseng, Chiuyun Hung, Yiwen Wang
                  Feng Chia University, Taichung, Taiwan

02:20 - 02:40pm:  System Level Architectural Synthesis and Compilation Technique
                  in Reconfigurable Computing System
                  Sunil Kr. Singh, R. K. Singh, M. P. S. Bhatia
                  Uttarakhand Technical University, Uttarakhand, India;
                  Netaji Subhash Institute of Technology (NSIT), New Delhi, India

02:40 - 03:00pm:  Embedded Systems Performance Modeling Using FPGA-Based Profiling
                  Fadi Obeidat, Jose Ortiz, Jeremy Cooper, A. A. R. Bsoul, Robert Klenke
                  Virginia Commonwealth University, USA


03:00 - 03:40pm:  DISCUSSION/POSTER SESSION B-ESA (Refreshments will be available)
                  July 14, 2010 (Wednesday)
                  (LOCATION: Hallways of Ballrooms 1-5)


03:40 - 06:00pm:  During this period, ESA'10 attendees are encouraged to participate
                  in sessions belonging to PDPTA'10, CDES'10, ERSA'10, SERP'10,
                  ICWN'10, SAM'10, & FECS'10. These sessions discuss topics that
                  significantly overlap the scope of ESA'10.


06:00 - 09:00pm:  KEYNOTES & INVITED PRESENTATIONS + TUTORIALS
                  (Please see the lists at the begining of this booklet)

To select a different schedule CLICK HERE